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Abstract—This paper discusses the basic family of three-level
(TL) dc–dc converters. The origin of TL converters and their
basic topological variations are described. Systematic procedures
leading to improved and simplified circuit topologies are dis-
cussed. A feedforward control scheme that ensures the proper
functioning of these converters is proposed. Moreover, the virtues
and drawbacks of these converters as compared to conventional
converters are highlighted. In particular, the advantages of TL
converters include reduced voltage stress of the switches, reduced
filter size, and improved dynamic response. It is shown that TL
converters are highly suitable for high input/output voltage and
medium-to-high-power dc–dc power conversions.
Index Terms—DC–DC power conversion, feedforward control,
full-bridge (FB) converter, interleaved control, three-level (TL)
converter.
I. INTRODUCTION
T HE IDEA of having circuits that generate three-level (TL)voltage waveforms can be traced back to two U.S. patents
granted in the early 1960s [1], [2]. These TL circuits were in-
vented for computer applications with the intention of trans-
forming conventional computation methodology from binary
logic form to ternary form.
Later, Nabae et al. [3] and Baker1 [4] reported a different
form of TL circuits specific to power conversion application
in 1980 and 1981, respectively. The circuit is named the neu-
tral-point-clamped (NPC) inverter. In contrast to conventional
power inverter, the phase leg of this inverter can output not only
the positive and negative bus voltages but also the neutral-point
voltage. As a result, the output voltage of the NPC inverter has
lower harmonics as compared to that of traditional inverters [5].
This allows the use of a smaller output filter. Since the phase leg
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provides three levels of voltages, the NPC inverter is also called
TL inverter. An additional advantage of the TL inverter is that
the voltage stress of the switches is reduced to half of the input
voltage, which makes it suitable for high input voltage power
conversions [6].
This technique has been applied to dc–dc converters by
Pinheiro and Barbi [7], [8] to reduce the voltage stress of the
switches. It should be emphasized that the application of the
technique does not create a TL voltage state in the case of
dc–dc converters. Nevertheless, since the phase leg of this
dc–dc converter is similar to that of the TL inverter, i.e., having
four switches, two dividing capacitors at the input, and two
clamping diodes, this dc–dc converter was named TL con-
verter. However, it will be shown in the following section that
the so-called TL converter is essentially a half-bridge (HB)
converter. To differentiate it from other TL derived converters,
in this paper, we will refer to it as the HB TL converter.
Until now, several soft-switching types of HB TL converters
have been proposed for industrial considerations [7]–[16]. Al-
though the design of these converters has been presented at the
operational level, some fundamental issues such as topologies,
analyses, and control have not been thoroughly studied. In this
paper, the basic HB TL topology is first presented. This is fol-
lowed by the derivation of a systematic method of generating
TL converter topologies, leading to the derivation of a family of
TL converters with improvement and simplification for better
functionality and practicality. The resulting TL family of con-
verters inherits the important advantage of having a reduction in
the switch voltage stress. In addition, for some of the TL con-
verters, the advantages also include a reduction in the size of the
storage elements. In order to ensure the proper functioning of the
TL converters, a feedforward control scheme is proposed to en-
sure that the dividing capacitors’ voltages are equal. It is hoped
that the results of this paper will lead to better understanding of
the fundamental problems associated with the design and anal-
ysis of TL converters, thereby facilitating the further develop-
ment and innovation into new types of TL converters for various
practical requirements.
II. ORIGIN OF TL DC–DC CONVERTERS
The HB TL converter shown in Fig. 1(c) is derived from
the conventional HB converter shown in Fig. 1(a). The voltage
stress of the switches in the conventional HB converter is orig-
inally the input voltage . To reduce the voltage stress, each
switch of this converter is replaced by a switching device that is
made up of two series-connected switches, i.e., is replaced
1549-8328/$25.00 © 2008 IEEE
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Fig. 1. Derivation of the HB TL converter. (a) HB converter. (b) HB converter
with two switches replacing each original switch. (c) HB TL converter.
by and and is replaced by and . This trans-
forms the converter to that given in Fig. 1(b). Ideally, with the
series-connected switches (e.g., and ) being identical, the
voltage stress across each individual switch would be .
However, since there is always slight differences in the charac-
teristics as well as the driving circuits of the two series switches,
there will always be an imbalance in the voltage stress of the two
series switches.
To resolve this problem, it is proposed to have two clamping
diodes and inserted into the converter to counteract the
imperfections of the switching actions, as shown in Fig. 1(c).
With this arrangement, the series-connected switches will each
suffer a voltage stress of despite the switches’ nonide-
ality. Interestingly, the circuit in the dashed block represents one
phase leg of a TL inverter [3]. Hence, the name TL converter has
Fig. 2. TLSCs. (a) Anode. (b) Cathode.
been conveniently adopted to represent this kind of converters
(see Fig. 1(c)). To be precise, this converter should be known as
HB TL converter.
Obviously, the use of two switches (instead of one switch) in
each switching connection of the converter would result in the
doubling of the required switches, which leads to a doubling of
the switching devices’ cost, and also the penalty of having more
switching complications and losses. However, such tradeoffs for
a lower voltage stress return are often necessary when it comes
to developing converters performing high-voltage medium-to-
high-power dc–dc conversion. This is because, with the type of
switches that the semiconductor industry currently offers, the
overall cost of using two low-voltage-rated switches is much
lower than the overall cost of using a single high-voltage-rated
switch for such kind of operating condition. In extreme cases,
the application of this technique represents the only means of
achieving a very high-voltage dc–dc conversion, which is oth-
erwise unachievable with existing switches.
Following this discussion, it will be shown how the method
of deriving the HB TL converter can be extended to all types
of dc–dc converters. With that, a family of TL converters for
the following topologies will be introduced: 1) nonisolated
topologies: buck, boost, buck–boost, Cuk, SEPIC, and Zeta,
and 2) isolated topologies: forward, flyback, push–pull, HB,
and full-bridge (FB).
III. TLSCS
From the derivation of the HB TL converter, it is known that in
order to reduce the voltage stress of the switches, two switches
connected in series are used to replace a single switch, and the
clamping diodes and voltage sources are introduced to main-
tain an equal voltage stress distribution among the two series
switches despite the presence of intrinsic devices’ imperfec-
tions. It can be seen that with such an arrangement, the clamping
voltage source will be equal to the voltage stress magnitude of
the basic converter, which is half of the original voltage stress
applied on the switches.
Careful study into the circuit shows that from the way in
which the clamping diode and clamping voltage source
are connected, two kinds of TL switch cells (TLSC) can be ex-
tracted from the converter, as shown in Fig. 2. Fig. 2(a) shows
the first type of which the anode of is connected to the col-
lector of switch , and the anode of is connected to the
center point of . We call this cell arrangement anode TLSC
(A-TLSC). Fig. 2(b) shows the second type of which the cathode
of is connected to the emitter of the switch , and the
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Fig. 3. Derivation of the buck TL converter.
cathode of is connected to the center point of . We call
this cell arrangement cathode TLSC (C-TLSC).
To ensure the proper functioning of the operation in balancing
the voltage stress of the two switches, the switch in the closed
loop must always be turned off prior to the turning off of the
remaining switch. For example, in the case of A-TLSC,
must first be turned off while remains on. When this oc-
curs, the current flowing through will be transferred to the
path of . This concurrently clamps the voltage stress of at
. Then, when is turned off, its voltage stress will also be
clamped at . On the other hand, if is turned off before
, the voltage stress of will be . This turn-off sequence
is similar for the C-TLSC. should be turned off prior to the
turning off of .
IV. DERIVATION OF TL CONVERTERS
A. Derivation of the Buck TL Converter
Through the concept of TLSC, the method of deriving the HB
TL converter can be extended to all types of dc–dc converters.
As an example, it will be demonstrated in the following how a
buck converter, as shown in Fig. 3(a), can be transformed to a
buck TL converter, as shown in Fig. 3(d).
Step 1) Replace the switch of the buck converter in
Fig. 3(a) with two series switches and to
obtain the converter shown in Fig. 3(b).
Step 2) Next, find or build a clamping voltage source in
the converter. If there exists a voltage source which
equals the magnitude of the voltage stress of the
switch in the converter, it can be readily used
as the clamping voltage source. Otherwise, it is
necessary to build one. For the buck converter, the
voltage stress of is existing in the form of the
input voltage . So, it can be used as the clamping
voltage source through simple modification. This
can be easily done by splitting into two separate
voltage sources equally (with voltage level of
each) by connecting two series capacitors in parallel
to . This transforms the converter to that shown
in Fig. 3(c). Note that the function of the two series
input capacitors is similar to that of the input split
capacitors in conventional HB converters.
Step 3) Finally, introduce a clamping diode into the con-
verter to connect the center point of the two voltage
sources to the center point of the two series switches.
The direction of the clamping diode can be deter-
mined using the switch-cell analysis given in the
previous section. Since the buck converter shown in
Fig. 3(c) basically represents an A-TLSC, the direc-
tion of the clamping diode is therefore provided. The
completed form of the buck TL converter using the
A-TLSC is shown in Fig. 3(d).
Remark: It should be mentioned that the TL converters de-
rived in this paper are based on the diode-clamped TL inverter.
However, it is possible to derive a different family of TL con-
verters using the concept of capacitor-clamped TL inverter pro-
posed by Meynard and Foch [17]. Interested readers are referred
to [17] and [18].
B. Family of TL Converters
Based on the approach developed for deriving the buck TL
converter, an entire family of TL converters for various topolo-
gies can be derived. Fig. 4 shows the derived family of six non-
isolated TL converters based on the buck, boost, buck–boost,
Cuk, SEPIC, and Zeta topologies. For the boost converter, the
voltage stress of the switch is the output voltage . There-
fore, is employed as the clamping voltage source. For the
buck–boost, SEPIC, and Zeta converters, the voltage stress of
the switch is . However, since such a voltage source
is not readily available in the circuit, it is necessary to develop
one. Knowing that the potential level between points and
is equivalently , two identical capacitors connected
in series are introduced in shunt with these points to form the
clamping voltage sources [see Fig. 4(c), (e), and (f)]. As for the
Cuk converter, the voltage stress of the switch is also ,
and such a voltage source can be found in the energy transfer
capacitor. Hence, this capacitor can be split into two series ca-
pacitors and , which are then employed as the clamping
voltage source [see Fig. 4(b)].
Fig. 5 shows the derived family of isolated TL converters
based on the forward, flyback, push–pull, HB, and FB topolo-
gies. For the forward converter, if the winding numbers of the
reset winding and the primary winding are equal, the voltage
stress of the switch will be . Therefore, the input voltage
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Fig. 4. Six nonisolated TL converters. (a) Buck. (b) Boost. (c) Buck–boost. (d) Cuk. (e) SEPIC. (f) Zeta.
Fig. 5. Isolated TL converters. (a) Forward. (b) Flyback. (c) Push–pull. (d) HB. (e) FB.
source can be directly employed as the clamping voltage source
[see Fig. 5(a)]. For the flyback converter, the original primary
winding can be split into two separate windings and can be used
as the clamping voltage source [see Fig. 5(b)]. For the push–pull
converter, the input voltage source is employed as the clamping
voltage source [see Fig. 5(c)]. Finally, the FB converter uses
the same clamping voltage source as the HB TL converter [see
Fig. 5(d) and (e)].
V. IMPROVEMENT AND SIMPLIFICATION OF TL CONVERTERS
The TL converters introduced in the previous section are ob-
tained directly from the application of the TLSC. This section
discusses how they can be further improved and simplified for
better performance and practicality.
A. Improvement of Nonisolated TL Converters
Refer to the buck TL converter shown in Fig. 6(a). If both
the switches of this converter are turned on and off simultane-
ously, the voltage across the LC filter will be the same as that of
the basic buck converter, as shown in Fig. 7(a). In this case, the
following two voltage levels are possible: and .
Now, consider that the same buck TL converter is operated such
that is always on while follows the PWM control. Then,
the waveform of the voltage across the LC filter will be similar
to that shown in Fig. 7(b). In this case, the two voltage levels are
and . Obviously, if the input and output volt-
ages of both the buck converter and the buck TL converter are
identical, the high-frequency content of the latter will be lower
than that of the former. With that, a smaller filter inductance
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Fig. 6. Improvement of the buck TL converter.
Fig. 7. Voltage across the filter. (a) Buck converter. (b) Buck TL converter.
is required for the buck TL converter as compared to the buck
converter. As a result, the former will have a faster dynamic re-
sponse as compared to the latter.
However, such a control strategy of having one switch turned
on while the other switch is operating under the PWM control
will result in an imbalance in the voltage level of the two di-
viding capacitors and . This is because, in the duration
when both and conduct, both capacitors provide energy
to the load. However, in the duration when is turned off, only
provides energy to the load. Therefore, in a switching pe-
riod, will provide more energy to the load than , and
its voltage will become lower while the voltage of becomes
higher. Accumulated over time, the voltage of will saturate
at , and the voltage of will be null. Thus, the buck TL
converter shown in Fig. 6(a) cannot be operated normally under
the described control strategy.
As discussed in Section II, there are two available types
of TLSC, namely, the A-TLSC and the C-TLSC. Recall that
the buck TL converter shown in Fig. 6(a) is derived using the
A-TLSC. It is also possible to obtain a buck TL converter using
the C-TLSC, as shown in Fig. 6(b). Here, if the TL converter is
operated such that is always on while follows the PWM
control, the waveform of the voltage across the filter will be
identical to that in Fig. 7(b). The use of such a control strategy
results in providing more energy to the load than
over time. This consequence is opposite to that of the buck TL
converter in Fig. 6(a) under the same control strategy. Now, if
both the buck TL converters in Fig. 6(a) and (b) are integrated
Fig. 8. Control strategy of the buck TL converter.
into one with common input dividing capacitors, as shown in
Fig. 6(c), the voltage of the dividing capacitors can be balanced.
Fig. 8 shows the control strategy of the combined buck TL
converter shown in Fig. 6(c). In the first switching period ,
switches , , and will be turned on while is PWM
controlled. In this duration, will provide more energy to the
load than . In the second switching period, switches , ,
and will be turned on while is PWM controlled. In this
duration, will provide more energy to the load than .
Thus, by rotating the energy provision burden between both ca-
pacitors through adjacent switching periods, the two dividing
capacitors will provide, on average, an equal amount of energy
to the load. This allows them to maintain a balance voltage over
time.
Although functioning, the buck TL converter proposed in
Fig. 6(c) is overtly complicated. To make it practically more
appealing, it would be necessary to reduce the converter into a
simpler form. First, since and are always on, they can be
3738 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 55, NO. 11, DECEMBER 2008
Fig. 9. Comparison of the ripple current of the filter inductance of the buck
converter and the buck TL converter.
replaced by a direct conduction path. Second, the freewheeling
diode is parallel to and . It is therefore redundant and
removable. With that, the simplified buck TL converter can be
obtained, as shown in Fig. 6(d).
Note that, in Fig. 8, the drive signal of for two adjacent
switching periods, i.e., , is connected and can be considered
as one period. This means that the switching frequency of is
equivalently half the original switching frequency. This is sim-
ilar for the drive signal of . An examination of and
shows that a time difference of exists between them. This
is obvious since and are interleaved switched. Hence, for
a switching frequency , the ripple frequency of the
voltage across the LC filter would be .
Fig. 9 shows the normalized ripple current of the filter induc-
tances of a buck converter and a buck TL converter with the
same filter inductance and switching frequency. The equations
for plotting the graphs are given as
(1)
(2)
It can be seen from the figure that the maximum ripple cur-
rent of the filter inductance of the buck TL converter is only
one-fourth of that of the buck converter. On the other hand, if
both their ripple currents are equal, the filter inductance of the
buck TL converter will be one-fourth of that of the buck con-
verter. Such a merit is obtained from the following two facts: 1)
The voltage waveform across the filter of the buck TL converter
has lower high-frequency content than that of the buck con-
verter, and 2) the ripple frequency of the voltage across the filter
is twice the switching frequency. Furthermore, as the ripple fre-
quency of the filter inductance of the buck TL converter is twice
that of the buck converter, if the ripple currents are equal, the
filter capacitor of the buck TL converter can be reduced to half
that of the buck converter if the output voltage ripples of the two
converters are equal.
Similar to the improvement performed on the buck TL con-
verter, other nonisolated TL converters can be improved using
the same approach. The improved version of these converters is
shown in Fig. 10.
B. Simplification of the Forward TL Converter
Unlike the nonisolated TL converters, the derived isolated TL
converters shown in Fig. 5 are properly functional in its cur-
rent form. It is noted, however, that the forward TL converter
can be further simplified with the steps shown in Fig. 11. First,
the positions of and the transformer can be exchanged, as
shown in Fig. 11(b). With this arrangement, when is turned
off while remains on, will conduct. This makes the pri-
mary voltage of the transformer zero, and the voltage of will
be clamped at . Then, when is turned off, will con-
duct, and the transformer will be reset via the reset winding.
Since the primary winding and reset winding have equal turns
number, the voltage of the primary winding will be , and the
voltage potential level of point “*” will be zero. Thus, point “*”
can be shorted to the ground. To do that without affecting the
normal operation of the converter, diode is introduced, as
shown in Fig. 11(c). As a result, the primary winding can be
used to perform the resetting function of the transformer. This
makes the branch of the reset winding with redundant and
can therefore be removed. Fig. 11(c) shows the simplified for-
ward TL converter, which is the well-known double-switch for-
ward converter.
VI. DERIVATION OF THE H-FB TL CONVERTER
In Fig. 3, a buck TL converter is derived using the A-TLSC.
If a transformer is introduced to isolate its input from its output,
a buck TL converter of the form shown in Fig. 12(a) can be
obtained. If this converter is operated with a primary winding
waveform similar to Fig. 7(b), the following two problems will
occur: 1) The voltage of the dividing capacitors will be unequal,
and 2) the magnetic field of the transformer cannot be reset.
Fortunately, this can be resolved by incorporating this converter
with an isolated form of the buck TL converter that is derived
using C-TLSC, as shown in Fig. 12(b). Due to their opposing
directions, the combination of these converters [see Fig. 12(c)]
will ensure that the energy provision of the dividing capacitors
is equal and that the magnetic field of the transformer will be
bidirectional. This is similar to that of the HB and FB con-
verters. Note that two switches and have been intro-
duced to prevent a short circuit. Finally, this converter can be re-
drawn by including the secondary windings of the transformer,
the full-wave rectifier, and the LC filter, as shown in Fig. 12(d).
Here, six diodes – are introduced in parallel to – ,
respectively.
The derived converter in Fig. 12(d) is fundamentally an FB
TL converter. However, it is different from the FB TL converter
shown in Fig. 5(e). As it has two phase legs (one is the TL leg
and the other is the two-level leg), we name it the hybrid FB
(H-FB) TL converter. It is found that the H-FB TL converter
can perform zero-voltage switching (ZVS) for the TL leg, and
ZVS or zero-current switching for the two-level leg. The detail
of the analysis and results are reported in [14], [15].
VII. POSSIBILITY OF OBTAINING TL WAVEFORM
The original objective of proposing the use of two series-con-
nected switches in lieu of a single switch is to reduce the voltage
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Fig. 10. Improved six basic TL converters. (a) Buck. (b) Boost. (c) Buck–boost. (d) Cuk. (e) SEPIC. (f) Zeta.
Fig. 11. Simplification of the forward TL converter.
stress of the switches of the converters used in high-voltage ap-
plication. It is intriguing to know that besides such an advantage,
the derived buck TL converter can be operated in a way such that
its filter can be significantly reduced. This draws the immediate
question as to whether all TL converters can be operated such
that the size requirement of their filters can be reduced. This is
important since the reduction of filter size can significantly im-
prove the dynamic response of the converter, which is a critical
issue in current electronic systems [19], [20].
To answer the aforementioned question, it is necessary to con-
sider how such an operation can be achieved. First, the reduc-
tion of filter size is possible due to the reduction of the high-fre-
quency content of the voltage applied to the filter, as that shown
in Fig. 7(b). To obtain such a waveform, two dividing capaci-
tors are needed to support the switching operation. For part of a
switching period, both capacitors will power the load simultane-
ously. For the remaining duration of the switching period, only
one of the capacitors will power the load. This task of having
only the capacitors supplying energy to the load will be alter-
nately carried out between the two capacitors.
With that, it is now possible to check if all TL converters can
be operated such that the size of their filters can be reduced.
For the family of nonisolated TL converters, the two dividing
capacitors can be operated to meet this condition. Furthermore,
the filter voltage waveforms with frequency that is twice the
switching frequency can be obtained. Hence, the size of their
filters can be reduced.
For the family of isolated TL converters, only the FB TL con-
verter and the H-FB converter can have filter voltage waveforms
with frequency that is twice the switching frequency. Thus, only
these isolated TL converters can have reduced filter. As for the
forward, flyback, push–pull, and HB TL converters, either they
have only one capacitor or only one of the dividing capacitors
is used to power the load. Hence, the frequency of their filter
voltage waveforms cannot be twice the switching frequency.
VIII. FEEDFORWARD CONTROL SCHEME FOR
THE TL CONVERTERS
As mentioned before, when the TL converters are operating
with reduced filter size, the dividing capacitors will be operated
to alternately supply energy to the load. Theoretically, such
an operation will produce an ideal waveform as that shown in
Fig. 7(b). However, in actual implementation, this is not so
straightforward. Due to the nonideality and variations of the
driver and controller circuits between the switches, i.e., a slight
difference in the control signals for the switches, there will be
a difference in the amount of energy provided by each dividing
capacitor to the load. In other words, the dividing capacitors
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Fig. 12. Derivation of the H-FB TL converter.
will have unequal voltages. If this happens, the voltage wave-
form across the filter will be asymmetrical. This also means
that the filter size of the TL converter has to be larger than
ideally required to attain the same current ripple specification
[21], [22].
To resolve this issue, we propose to incorporate a feedforward
control scheme that adjusts the voltage level of the dividing ca-
pacitors, such that voltage equality is achieved, into the existing
feedback controller. Recall that the function of the feedback
controller is to regulate the output voltage of the TL converters.
On the other hand, the task of the feedforward control scheme
is to monitor the voltage across the dividing capacitors and to
appropriately reduce or increase their switching durations such
that their voltages can be balanced. Even though there is a cor-
relation in how the switch is turned on or off between the two
schemes, there is no conflict in their copresence. Hence, such a
scheme is practically viable.
Fig. 13 shows how the proposed feedforward control scheme
can be incorporated into the feedback controller for the buck
TL converter. The operating mechanism of the overall controller
can be understood as follows.
Fig. 13. Feedforward control of the buck TL converter.
A. Feedback Control Mechanism
The feedback control mechanism of this controller is sim-
ilar to that of the conventional controller for TL converters. The
output voltage is sensed through a feedback network .
The signal is then compared to the reference voltage where
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Fig. 14. Experimental waveforms of the buck TL converter. (a) Without the
feedforward control. (b) With the feedforward control.
the error is amplified through a proportional–integral (PI) gain
amplifier. This signal is then passed through an isolation de-
vice to achieve common ground with the control signal pro-
cessed from the feedforward loop, i.e., and . The
feedback control signal after electrical isolation, i.e., , is
passed through the PWM comparators Comp_1 and Comp_2.
The ramp signals fed into Comp_1 and Comp_2 are sawtooth
carriers with a shifted phase of , where is the switching
period to generate alternative switching between and .
B. Feedforward Control Mechanism
The feedforward control mechanism begins with the sensing
of the input voltage and the voltage of capacitor , i.e.,
. The amplitude of is scaled down with a ratio of 0.5
, and the amplitude of is scaled down with . Re-
call that the overall feedforward control objective is to set
to half of the input voltage . Hence, this accounts for why
the sensing ratio of is half of the sensing ratio of . With
Fig. 15. Experimental waveforms of the buck TL converter operating with
(a)      and (b)     .
that, the signals 0.5 and serve as the reference
and the tracking signal for the feedforward control, respectively.
The difference of these two signals is then amplified through a
gain amplifier. This signal is then divided into two paths as
follows—one which directly feeds Comp_2, i.e., , and the
other which is multiplied by 1 before feeding to Comp_1, i.e.,
. At the PWM comparator stage, these feedforward con-
trol signals ( and ) are added to the feedback control
signal to achieve regulation in both the output voltage and
the input capacitors’ voltage. As an example, if the voltage
goes above half the input voltage, i.e.,
will be positive, and will be negative. When summed
with and passed through the PWM comparators, the PWM
signal to will have a smaller duty ratio than that of . In
other words, will have a longer turn on duration than ,
therefore prompting more energy being discharged from
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than . This reduces the voltage of and increases the
voltage across . On the other hand, if voltage falls
below half the input voltage, the reverse happens.
Note that this feedforward scheme is different from the con-
ventional feedforward scheme which is used for improving the
dynamic performance of the converter [23], [24]. The proposed
scheme can also be easily adopted for other TL converters. Fu-
ture work on such aspect may include the large-signal modeling
[25] and the nonlinear control [26] of the TL converters.
To verify the effectiveness of the proposed feedforward con-
trol scheme, an experiment is performed on a buck TL converter.
Fig. 14 shows the experimental waveforms of the buck TL con-
verter with and without the feedforward control. In the figures,
Traces 2 and 3 show the voltages across the drain and the source
of switches and , respectively. From Fig. 14(a), it can be
seen that without the feedforward control, the magnitude of both
the waveforms (Trace 2 and Trace 3) is different. This is due
to the unequal voltage of the dividing capacitors. On the other
hand, from Fig. 14(b), it can be seen that with the feedforward
control, the magnitude of the waveforms is almost similar. This
is due to the effect of the feedforward control which is ensuring
a balance voltage between the dividing capacitors. The signifi-
cance of this result is further reflected on the waveform of ,
which represents the voltage across the filter. Without the feed-
forward control, the waveform of is irregular, and with the
feedforward control, the waveform is regular. As discussed, this
affects the size requirement of the filter.
An experiment is also performed to evaluate the performance
of the proposed scheme under different conversion ratios.
Figs. 15(a) and (b) shows the experimental waveforms of the
same buck TL converter with the feedforward control scheme
operating with duty ratios and , respec-
tively. It is demonstrated that the proposed feedforward control
scheme performs satisfactorily in maintaining the voltage level
of the dividing capacitors for different conversion ratios.
IX. CONCLUSION
This paper discusses several fundamental issues related to
the topological derivation, analysis, and control of TL dc–dc
converters. It has been shown, from the derivation of the basic
HB TL converter, how TLSCs, namely, the A-TLSCs and the
C-TLSCs, are formulated. Based on the concept of TLSCs, a
family of TL converters has been derived. It has been shown
theoretically that all the nonisolated TL converters that are im-
proved with the use of the A-TLSC and the C-TLSC can operate
with reduced filter sizes. However, for the family of isolated TL
converters, only the FB and H-FB TL converters can be oper-
ated with reduced filter sizes. Furthermore, it has been exper-
imentally demonstrated that the proposed feedforward control
scheme works well in maintaining an equal voltage among the
dividing capacitors used in the converters.
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